

LISTING OF CLAIMS:

1. **(previously presented)** A receiver for high speed data interconnect, comprising

- 5 - a sampling system for receiving a digital signal, comprising a plurality of samplers, for providing a series of signal copies of the received signal;
- a clock generator for generating clocks for spreading the samples in time so that each bit interval is covered by several samples,
- a transition detector for detecting the point in time where the input signal
10 crosses the threshold;
- a controller for controlling the samplers, the controller tracking the eye of the eye diagram of the received signal using data obtained by transition detector;

15 wherein the sampler producing a signal having the lowest Bit Error Rate is selected based on BER distribution determined using BER values for different samplers, to define the sampler which is closest to the minimum in said BER distribution as the sampler used for data receiving.

2. **(previously presented)** A receiver according to claim 1, wherein the sampling system comprises at least one sampler coupled to a set of delays or a
20 variable delay, for providing a series of spaced in time signal copies.

3. **(previously presented)** A receiver according to claim 1, wherein the sampling system comprises a plurality of samplers and a polyphase clock generator for generating multiple clock phases, for providing a series of spaced in time signal copies.

25 4. **(previously presented)** A receiver according to claim 1, wherein the sampling system comprises a plurality of samplers coupled to a set of delays, for providing a plurality of spaced in time signal copies.

5. **(previously presented)** A receiver according to claim 1, further comprising a logic network that compares the values of bit errors relative to each
30 signal copy to select the signal copy with the minimum Bit Error Rate.

6. **(previously presented)** A receiver according to claim 1, wherein the signal copies are spaced in time uniformly.

7. **(previously presented)** A receiver according to claim 1, wherein the BER function is determined against RMS channel noise.

5 8. **(previously presented)** A receiver according to claim 1, wherein the continuous BER distribution is defined over multiple clock cycles in a series data stream.

9. **(previously presented)** A receiver according to claim 1, wherein several samplers are used in parallel with majority logic at the output.

10 10. **(currently amended)** A receiver according to claim 9, wherein BER is determined as follows,

$$BER_n(x) = \sum_{k=n+1}^{2n+1} C_{2n+1}^k \times [P^k(x) \times (1 - P(x))^{2n+1-k}]$$

where n is the number of samplers;

15 x is a time difference between the moment when the input signal crosses the threshold and the sampling point;

C is a binomial coefficient;

k is index, $1 < k < n$;

P(x) is the probability to capture the correct logic state.

20 11. **(previously presented)** A receiver according to claim 5, further comprising a means to determine the bit errors against the delay, a means to determine the delay corresponding to a copy with minimal bit error; and a means to apply the delay determined thereby to other samplers.

25 12. **(previously presented)** A receiver according to claim 1, wherein the sampler is implemented as register, flip-flop, latch, sample-and-hold, or track-and-hold device.

13. **(previously presented)** A receiver according to claim 1, further comprising a pipeline of latency adjustment elements.

30 14. **(previously presented)** A receiver according to claim 2, wherein said delay elements are incorporated in a data path, in a clock signal path, or in both paths.

15. **(previously presented)** A receiver according to claim 1, wherein the BER function is determined against the ratio of bit interval to RMS channel noise.

35 16. **(previously presented)** A receiver according to claim 15, wherein the required number of samplers is determined depending on the amount of channel noise.

17. **(previously presented)** A receiver according to claim 16, wherein the number of samplers per bit is from 14 to 20, preferably, 16.

18. **(previously presented)** A receiver according to claim 1, wherein at least one signal copy from the sampler is used to generate a feedback to control a source of threshold voltage to balance the number of ones and zeros in the sampled data.

19. **(previously presented)** A plurality of receivers according to claim 1, arranged on a plurality of parallel busses.

20. **(previously presented)** A method of high speed data interconnect, comprising:

- providing at least one sampler for sampling data, coupled with a set of delays or a variable delay;
- generating clocks for clocking the sampler or samplers at predetermined time intervals to provide a series of spaced in time signal copies covering at least one bit interval,
- tracking the eye of the eye diagram of the sampled signal; and
- selecting the sampler producing the signal having the lowest Bit Error Rate based on the BER distribution determined using BER values for different samplers, to define the sampler which is closest to the minimum in said BER distribution.

21. **(previously presented)** A method according to claim 20, wherein a plurality of samplers is clocked by multiple clock phases generated by a polyphase clock.

22. **(previously presented)** A method according to claim 20, wherein the data are sampled first and then, subsequently, the best time to have sampled that data is determined as the point where the BER function has its minimum.

23. **(previously presented)** A method according to claim 20, wherein the spaced in time signal copies are produced by using a set of delays or a variable delay, the step of combining signal copies comprises determining the bit errors against the delay and determining the delay corresponding to a copy with minimal bit error; wherein the step of sampling data is performed at a time corresponding to the delay determined thereby.

24. **(previously presented)** A method according to claim 20, wherein, further, the BER function is determined against the ratio of bit interval to RMS channel noise to define the number of samplers per bit.

5 25. **(previously presented)** A receiver according to claim 1 when used in a communication channel.